The thermal expansion coefficient of these LTCC substrates is adjusted for use as wafer-level packaging substrates. The substrate surface has bumps for electrical connections, and CSP (chip-scale package) can be easily assembled by directly bonding to silicon wafers. Ideal for MEMS and semiconductor ceramic packages with a small number of leads.